

WHAT IS CLAIMED IS:

- 1 1. A method comprising:
2 receiving a serial stream of data bits;
3 deserializing the serial stream of data bits into parallel bits;
4 inputting the parallel bits into a content addressable memory and a first register;
5 inputting an output of the first register into a second register;
6 inputting outputs of the first and second registers to the content addressable
7 memory;
8 providing the parallel bits in a plurality of parallel bit output formats; and
9 selecting one of the parallel bit output formats to output based on match flag
10 outputs from the content addressable memory, wherein the match flag outputs are generated in
11 response to the inputs to the content addressable memory.
- 1 2. The method of claim 1 wherein the plurality of parallel bit output formats
2 are input to a plurality of tristate driver circuits, and selecting one of the parallel bit output
3 formats to output comprises:
4 enabling one of the tristate driver circuits to output the parallel bit output format
5 associated with that tristate driver circuits to an output bus, and disabling other ones of the
6 tristate driver circuits coupled to the output bus.
- 1 3. The method of claim 1 wherein there are eight parallel bits.
- 1 4. The method of claim 1 wherein the first and second registers are two
2 stages of a shift register.
- 1 5. The method of claim 1 wherein a depth of the content addressable memory
2 comprises at least one row for each of the parallel bits.
- 1 6. The method of claim 1 wherein the inputs to the content addressable
2 memory are provided by way of parallel transfer.

1 7. The method of claim 6 wherein a width of the parallel bits inputting the
2 content addressable memory is at least a number of parallel bits output from the deserializer plus
3 a length of a pattern to be detected using the content addressable memory minus 1.

1 8. A circuit comprising:
2 a deserializer circuit coupled to receive serial data input and outputting a first
3 parallel data of output;
4 a shift register coupled to the first parallel data output; and
5 a content addressable memory, coupled to the shift register to receive the first
6 parallel data output in parallel.

1 9. The circuit of claim 8 further comprising:
2 a plurality of parallel data output formats based on the first parallel data output;
3 and
4 a plurality of tristate buffer circuits, one coupled to each of the parallel data
5 output formats.

1 10. The circuit of claim 9 further comprising:
2 a control logic block, coupled to a match signal from the content addressable
3 memory, generating a plurality of select signals, one coupled to each of the tristate buffer
4 circuits.

1 11. The circuit of claim 10 wherein based on the match signal, the control
2 logic block generates select signals to enable one of the tristate buffers and disable others of the
3 tristate buffers.

1 12. The circuit of claim 10 wherein the control logic block comprises a state
2 machine.

1 13. The circuit of claim 9 wherein there is one parallel data output format for
2 each bit of the first parallel data output minus 1.

1 14. The circuit of claim 8 wherein the shift register is divided into three
2 portions, the first portion of the shift register is coupled to the deserializer, the second portion of

3 the shift register is coupled to the first portion through a first multiplexer, and the third portion of
4 the shift register is coupled to the second portion through a second multiplexer.

1 15. The circuit of claim 14 wherein the third position of the shift register is
2 coupled to the first portion of the shift register through the second multiplexer.

1 16. The circuit of claim 14 wherein the second position of the shift register is
2 coupled to the deserializer through the first multiplexer.

1 17. The circuit of claim 8 wherein each row in the content addressable
2 memory comprises a data pattern to be detected in the serial data input.

1 18. The circuit of claim 8 wherein the content addressable memory has a
2 number of rows equal to or greater than a number of bits of the first parallel data output.

1 19. The circuit of claim 8 wherein the content addressable memory comprises
2 a bit pattern comprising "1111," "0110," "0010," and "1000" in at least a number of rows that is
3 equal to a number of bits of the first parallel data output.

1 20. The circuit of claim 8 wherein the first parallel data output is 8, 10, 16, or
2 20 bits wide.

1 21. A programmable logic integrated circuit comprising the circuit of claim 8.

1 22. The circuit of claim 8 further comprising:
2 a plurality of parallel data output formats based on the first parallel data output;
3 and
4 a selector circuit, coupled to each of the parallel data output formats and the first
5 parallel data output, outputting one of the parallel data output formats as a second parallel data
6 output based on an output from the content addressable memory.

1 23. The circuit of claim 8 wherein the first parallel data output comprises 8
2 bits in a format bit 0, bit 1, bit 2, bit 3, bit 4, bit 5, bit 6, and bit 7, and the circuit further
3 comprises:

4 a first parallel data output format comprising bit 1, bit 2, bit 3, bit 4, bit 5, bit 6,
5 bit 7, and bit 0;
6 a second parallel data output format comprising bit 2, bit 3, bit 4, bit 5, bit 6, bit 7,
7 bit 0, and bit 1; and
8 a third parallel data output format comprising bit 3, bit 4, bit 5, bit 6, bit 7, bit 0,
9 bit 1 and bit 2;
10 a fourth parallel data output format comprising bit 4, bit 5, bit 6, bit 7, bit 0, bit 1,
11 bit 2, and bit 3;
12 a fifth parallel data output format comprising bit 5, bit 6, bit 7, bit 0, bit 1, bit 2,
13 bit 3, and bit 4;
14 a sixth parallel data output format comprising bit 6, bit 7, bit 0, bit 1, bit 2, bit 3,
15 bit 4, and bit 5; and
16 a seventh parallel data output format comprising bit 7, bit 0, bit 1, bit 2, bit 3, bit
17 4, bit 5, and bit 6.